

PCB STACK UP

LAYER 1 : TOP
LAYER 2 : GND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : IN3
LAYER 7 : GND
LAYER 8 : BOT

IV@ -----> iGPU
SW@ -----> dGPU
SP@ -----> option notice
SIDB@ -----> sideport


sideport-L75,L76,R583,R392,C832,R455,R550,R502
NB A11-R105,R108
SB A12-R267,R271
JV/JM-CN16,R450,R456
EC-D8,D27
UMA-R461
VRAM-R358,R359,R360,R363,R365,R72

AMD CPU CORE (ISL6265)	PAGE 36	CPU
NB_CORE (UP611AQDD)	PAGE 38	NB
+VGPU_CORE (MAX8792ETD)	PAGE 40	
+1V/+1.5_GPU/+1.8_GPU	PAGE 41	
0.9V/DDR 1.5V(RT8207)	PAGE 39	
SYSTEM 5V/3V (RT8206)	PAGE 35	
1.1V(UP611AQDD)	PAGE 37	
Discharge /Thermal protec	PAGE 42	


ZQ2 SYSTEM DIAGRAM




01




PROJECT : ZQ2		
Quanta Computer Inc.		
Size	Document Number	Rev
	Block Diagram	1A
Date	Wednesday, May 27, 2009	1 of 46






PROJECT : ZQ2
Quanta Computer Inc.


Size	Document Number S1G4 DDRIII MEMORY I/F 2/3	Rev 1/
Date:	Wednesday, May 27, 2009	Sheet 3 of 46



Place these Caps near So-Dimm H=8.




Place these Caps near So-Dimm H=4.



PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	DDR3 SODIMMS TERMINATIONS	1A
Date:	Wednesday, May 27, 2009	Sheet 6 of 46


[illegible]

	W/I SP	W/O SP
R583	1K	0
L75	Bead	0
L76	Bead	0




PROJECT : ZQ2
Quanta Computer Inc.


Size	Document Number RS880M-HT LINK V/F 1/4	Rev 1A
Date:	Wednesday, May 27, 2009	Sheet 7 of 46





PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	RS880M-PCIE VF 2/4	1A
Date:	Wednesday, May 27, 2009	Sheet 8 of 46










SATA PORT 0,1,2,3
can support AHCI
mode


SATA HDD



SATA ODD

Signal Name	Explanation
SATA_CALRP	SB800 A11: 800-? 1% resistor to GND.
SATA_CALRN	SB800 A12: TBD-? 1% resistor to GND. (1K ohm)
SATA_CALRP	SB800 A11: 931-? 1% resistor to VDDAN_11_SATA.
SATA_CALRN	SB800 A12: TBD-? 1% resistor to VDDAN_11_SATA.

E-SATA



PLACE SATA CAL
RES VERY CLOSE
TO BALL OF SB820

U298

SB800

Part 2 of 5





FLASH

SERIAL ATA

HW MONITOR

SPI ROM


SB800 A11



DDR3 Sideport Memory Device



Vendor	Vendor P/N	STN B/S P/N	BOARD_ID2 GPIO12	SIDE_PORT_ID1 GPIO178	SIDE_PORT_ID0 GPIO177
Hynix	H5TQ1G63BFR-12C	AKD5LZGTW04 (64M*16)	0 (WO/Sideport)	0	0
Samsung	K4W1G1646E-HC12	AKD5LGGT506 (64M*16)	1 (W/Sideport)	0	1
ATI	23EY2387MA12-SZ	AKD5LGGT700 (64M*16)	1 (W/Sideport)	1	0

Check list




IF THERE IS NO IDE, TEST
POINTS FOR DEBUG BUS
IS MANDATORY

BOM check





PROJECT : ZQ2
Quanta Computer Inc.


Size	Document Number SB820-SATA/IDE/SPI 3/4	Rev 1A
Date:	Wednesday, May 27, 2009	Sheet 13 of 46



DEBUG STRAPS

SB800 HAS 15K INTERNAL PU FOR PCI_AD[27:23]







GPU Power-on sequence

- 1 => +3V_D
- 2 => +VGPU_CORE
- 3 => +1V
- 4 => +1.5V_GPU
- 5 => +1.8V_GPU
- 6 => dGPU_PWROK


1.8V GPIO

For Park-M2
pin
DVPDATA_17-
DVPDATA_23







CRT




LVDS(LDS)



LCD PW(LDS)




Backlight Control(LDS)





		PROJECT : ZQ2	
		Quanta Computer Inc.	
Size	Document Number	Rev	1A
CRT/LVDS/LID			
Date	Wednesday, May 27, 2009	Sheet	23 of 56

CAMERA Module(CCD)




HDMI HPD SENSE



HDMI PORT



EMI reserve for HDMI(HDM)

Close connector




ESD Protect




close to HDMI connector



+5V
+3V

23,27,28,32,35,42
2,4,5,9,15,19,23,26,28,33,35,42

	PROJECT : ZQ2				Rev 1A
	Quanta Computer Inc.				
	Size	Document Number HDMI			
Date:	Wednesday, May 27, 2009	Sheet	24 of	46	




PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	LAN (AR8151)	1A
Date:	Wednesday, May 27, 2009	Sheet 25 of 46

MINI-CARD WLAN(MPC)

+3.3V: 1000mA
+3.3Vaux:330mA
+1.5V:500mA





PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	Mini-Card/WL	1A
Date:	Wednesday, May 27, 2009	Sheet 26 of 46

SATA HDD(HDD)

SATA ODD (ODD)




JV-12.7mm (H=5.5mm) -ZQ2


Main	DFHS13FR017	
Second	DFHS13FR006,	DFHS13FR005

JM-9.5mm (H=2.4mm) -ZQ2B

Main	DFHS13FR078,	DFHS13FR077
Second	DFHS13FR075	



ODD POWER(ODD)






PROJECT : ZQ2
Quanta Computer Inc.


Size	Document Number	Rev
	SATA-HDD/ODD/HOLE	1A
Date:	Wednesday, May 27, 2009	Sheet 27 of 46




LINE-OUT/SPDIFO(AMP)




MIC(AMP)



Mute(ADO)






Internal Speaker(AMP)




Main	??
Second	??




4 IN 1 CARD READER (MMC)

29




		PROJECT : ZQ2	
		Quanta Computer Inc.	
Size	Document Number	Rev	1A
	AU6437 CardReader		
Date:	Wednesday, May 27, 2009	Sheet	29 of 46



USB PORT(USB/MB)




USB BOARD CONN(USB/SB)





POWER BOARD CONN(UIF)



BLUETOOTH CONN(BTM)



LED BOARD CONNECTOR(UIF)




PROJECT : ZQ2
Quanta Computer Inc.


Size	Document Number USB/BT/TP	Rev 1A
Date:	Wednesday, May 27, 2009	Sheet 30 of 46

EE RETURN-PATH CAPACITORS(EMC)


For fix HyperTransport nets across plane splits




LED(UIF)




HOLE(OTH)




K/B(KBC)

EC-C
Del CAP

TOUCHPAD BOARD CONN(TPD)





CPU FAN(THM)





PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	KB/FAN/EE RETURN CAP	1A
Date:	Wednesday, May 27, 2009	Sheet 32 of 46





SM Bus 1	Battery
SM Bus 2	CPU
SM Bus 3	VGA





SVC	SVD	Output
0	0	1.4
0	1	1.2
1	0	1.0
1	1	0.8





TON=3.85p*RTON*Vout/(Vin-0.5)

Frequency=Vout/(Vin*TON)

TON=3.85p*1M*1/(Vin-0.5)

Frequency=1/(0.0036767)=272K

A04710 $R_{dson} = 11.7 \sim 14.2m\Omega$


$I(ripple\ current)$

$= (19 - 1.1) * 1.1 / (1u * 272k * 19)$

$\sim 3.81A$

$14.2m * 10 = RILIM * 20uA$


$RILIM = 7.1K \text{ --- } 7.15K$




PROJECT : ZQ2


Quanta Computer Inc.

Size	Document Number	Rev
	VCCP 1.1V(UP6111A)	1A
Date:	Wednesday, May 27, 2009	Sheet 37 of 46








+VGPU_CORE




PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	GPU CORE(MAX8792)	1A


Date: Wednesday, May 27, 2009 1 Sheet 40 of 56







SB800:
1, +3.3VDUAL ramp before +1.1VDUAL
2, +3.3V ramp before +1.8v
3, +1.8V ramp before +1.1v
4, +3.3v ramp before +1.1v
5, +3.3VALW_R ramping down time > 300us
6, 50uS <= All power rails except +3.3VALW
7, 100uS <= +3.3VALW_R <= 40mS


RS880:
1, 0 < (+3.3V) - (+1.8v) < 2.1
2, +1.8V ramp before +1.1v
3. +1.1V ramp before VCC_NB



	PROJECT : ZQ2 Quantia Computer Inc.		
	Size	Document Number Power sequence	Rev 1A
Date:	Wednesday, May 27, 2009	Sheet	44 of 46



1	3VPCU
2	NBSWON#
3	VIN_ON
4	S5_ON
5	ICH_RSMRST#
6	-DNBSWON#
7	SUSB#/SUSC#
8	SUSON/USB_ON#
9	MAIN_ON/HWPG
10	VRON
11	PWROK
12	



Model	REV	CHANGE LIST				MODEL	ZQ2	
ZQ2 MB	1A	1.A01 del Ext-CLK Gen component					FROM	To
		2.A02 del Power VGPU-IO					X	1A
		3.A03 page 7,9,10 add side-port					X	1A
		4.A04 page9 R123 no stuff ,R129 stuff for A-test boot issue					1A	2A
		5.A05 page9 U22.D8 change to A_RST#_SB					1A	2A
		6.A06 page11 move dGPU_PWROK from U29.AA4 to U29.AJ6					1A	2A
		7.A07 page11 move BOARD_ID[0:5] to U29.AC3					1A	2A
		8.A08 page12,17 add VGA_REQ# for VGA_CLK request					1A	2A
		9.A09 page13 move MEM_1V5 to U29.A7					1A	2A
		10.A10 page13 update Board_ID table					1A	2A
		11.A11 page13 add sideport table					1A	2A
		12.A12 page 15 del R471 for just only use int-clkgen					1A	2A
		13.A13 page 11,16 add CLK_14M_VGA for Park boot					1A	2A
		14.A14 page 17 modify GPU_VID gpio relation					1A	2A
		15.A15 page18 modify R86 from 680 to 51					1A	2A
		16.A16 page19 add +3V_D_EXT for leakage issue					1A	2A
		17.A17 page20 del don't use port for cost down					1A	2A
	2A	B01	Page10	modify L77 footprint			1A	2A
		B02	Page23	modify R54 stuff for Discrete,R50 for UMA			1A	2A
		B03	Page27	modify ODD power connection			1A	2A
		B04	Page	change 0-ohm R185,R89,R93,R136,R142,R485,R487,R488,R489,R490,R493,R503 to short pad			2A	3A
		B05	Page12	add CLK request pull up R501,R551			2A	3A
		B06	Page30	add Q41,Q42,R651,R652,R633 from LED board			2A	3A
		B07	Page	add R659,R660,R661,R662 from power board			2A	3A
		B08	Page	modify R314,R315,R316,R322 follow ZQ1			2A	3A
		B09	Page	add Q40,and RF_LED_EN# with RF_LED# to EC			2A	3A
		B10	Page	change U26,CN10,U12 footprint			2A	3A
		B11	Page	C534 C537 C154 C147 C144 C129 C14 C20 C18 C17 C15 C32 C39 C50 C62 C72 C88 C87 C103 C102 C29 from CC0402-C to CC0402. L8 R48 R41 R30 L1 L14 from RC0402-C to RC0402.			2A	3A
		B12	Page	R377 stuff ,R247 no stuff follow AMD sch.			2A	3A
		B13	Page	change D2,D3,D23,D25,D26,D29 to BAS316			2A	3A
		B14	Page	reserve R152,R423,L4 (USBP2)option for CCD issue			2A	3A
		B15	Page	change U26,CN10,U12 footprint			2A	3A
		B16	Page13	Change board ID power rail from +3V_S5 to +3V.			2A	3A
		B17	Page10	W/O Sideport ,R146 no-stuff, C831 connect to GND			2A	3A
		B18	Page9	no-stuff R108,R105			2A	3A
		B19	Page28	del D20,D21,D22 &R498 from 10K->1K & add Q43,Q44,Q45			2A	3A
	3A	C01	Page02	Add H/W shutdown function and add CPU_COREPG shutdown design(add Q43,R152)			2A	3A
		C02	Page23	Option brightness switch control just only by NB R50			2A	3A
		C03	Page40	Change PG_GPUIO_EN pull high power rail from +3V to +3V_D_EXT. For Park GPU SG mode hang up issue.			2A	3A
		C04	Page42	Change PR60 from 10k to 0ohm.			2A	3A
		C05	Page30	chang LED R R660,R661,R662,R663,R314,R316,R321			2A	3A
		C06	PageX	change R 0ohm to short pad			2A	3A
		C07	PageX	audio for codec suggestion			2A	3A
		C08	PageX	X.			2A	3A
		C09	PageX	X			2A	3A
		C10	PageX	X.			2A	3A
		C11	PageX	X.			2A	3A
		C12	PageX	X.			2A	3A
	4A	D01	Page03	Change CPU VDDR_SENSE pull high power rail to CPU_VDDR and remove trace connect to controller IC.			3A	3B
		D02	Page15	Modify text note.			3A	3B
		D03	Page12	Change "GBE_COL ", "GBE_CRS", "GBE_RXERR" to GND follow SCL V1.04 version.			3A	3B
		D04	Page14	Change USB PLL power rail source to separate VDDPL_33_USB_S follow SCL V1.04 version.			3A	3B
		D05	Page04	R409 no stuff, R413 stuff			3A	3B
		D06	Page09	del PD5, PR124-390k for panasonic battery low power protect issue.			3A	3B
		D07	Page36	PR229 no stuff			3A	3B
		D08	Page23	C212,C213,C214,C220,C221,C222 from 33p to 10p			3A	3B
		D09	Page21	modify DDR3 Memory table			3A	3B
		D10	Page28	R568 stuff and R498 no stuff for Audio issue			3A	3B
		D11	Page2/4	Q3 pin 3 change to PM_THERM#,Q3 pin 8 add PM_THERM#			3A	3B
		D12	Page23	reserve C541 for monitor test issue			3A	3B
							3A	3B
							3A	3B
	3C						3A	3B
							3A	3B
							3A	3B
							3A	3B
							3A	3B
							3A	3B
							3A	3B
							3A	3B
							3A	3B
							3A	3B
							3A	3B
							3A	3B
	DOC NO.		PROJECT MODEL :		ZQ2	APPROVED BY:	DATE: 2009/08/13	
	PART NUMBER:					DRAWING BY:	REVISION: 1A	
							<div><div></div><div>PROJECT : ZQ2 Quanta Computer Inc.</div></div> <div>Size Document Number Change list Date: Wednesday, May 27, 2009 1 Sheet 46 of 46</div>	